Re: gEDA: parallel verilog simulation


Subject: Re: gEDA: parallel verilog simulation
From: Magnus Danielson (cfmd@swipnet.se)
Date: Tue Jul 24 2001 - 20:32:27 MDT


From: Ales Hvezda <ahvezda@seul.org>
Subject: gEDA: parallel verilog simulation
Date: Tue, 24 Jul 2001 21:56:21 -0400

> Hi,

Hi TunLee,

> I'm working on the project to implement a parallel Verilog simulator
> base on WARPED system, anyone who interested in this work and have any
> new idea on parallel Verilog simulation can write to me.

I hope you are

1) Running of fresh WARPED code.
2) Are in contact with the Savant developement team (I put them on
   CC).
3) Have been digging somewhat into WARPED and TyVis to know how their
   interaction works.

I am sure that the Savant team would be interested to learn of any
output of your effort.

Cheers,
Magnus - have stired the pot on the Savant... as when I replaced their
make-system ;)



This archive was generated by hypermail 2b25 : Mon Mar 18 2002 - 13:00:12 MST